IBM Torino
Live Status: Currently, the IBM Torino is IBM Quantum Platform (Offline). Updated real-time for IBM Quantum circuit monitoring.
QPUStatus is independent. Data from provider APIs may vary from internal states. Trademarks property of IBM Quantum. Not affiliated.
Live Network Load
IBM Quantum Platform
*Metric: Total number of jobs pending execution (Queue Depth) on ibm_torino via IBM Quantum Platform.
Reserved Access
On-Premises
System Availability Trends
Detailed Connectivity (Last 7 Days)
Unofficial Telemetry Dashboard
This is an independent tracking project. QPUStatus is not affiliated with, endorsed by, or partnered with IBM or IBM Quantum. Our data is gathered automatically via public API routing endpoints and may not perfectly reflect internal hardware states. For authoritative information, visit the IBM Quantum Platform.
Hardware Deep Dive
The IBM Torino (ibm_torino) is the first IBM Quantum system to deploy the Heron r1 processor, unveiled at the IBM Quantum Summit in December 2023. Heron marked a fundamental departure from IBM's previous Eagle architecture by introducing tunable couplers between fixed-frequency transmon qubits. These couplers can be dynamically switched to suppress inter-qubit crosstalk during idle periods, which was a leading source of error in earlier IBM processors. IBM reported a 3 to 5 times improvement in device performance over the 127-qubit Eagle, not by dramatically increasing qubit count, but by prioritising gate quality, coherence, and circuit depth. The system lives inside an IBM Quantum System Two dilution refrigerator at IBM's quantum data center, operating at approximately 15 millikelvin.
Technical Specifications
Common Provider Questions
How does ibm_torino differ from the Eagle processors that came before it?
Eagle processors (127 qubits) used fixed-frequency transmon qubits with always-on coupling, which meant crosstalk between neighbouring qubits was a persistent source of error. Heron r1, as deployed on ibm_torino, introduced tunable couplers that can be actively switched off when a gate is not in progress, suppressing crosstalk errors to below the 0.1% level. IBM reported a 3 to 5 times improvement in overall device performance as a result, even though the qubit count only increased from 127 to 133. The Heron architecture also underpins IBM's modular System Two platform, where multiple Heron chips can eventually operate together in a single cryostat.
Official Resources
IBM Quantum Platform — Compute Resources
Live queue depth, calibration data, and current error rates for ibm_torino directly from IBM Quantum Platform. Sign-in required.
IBM Quantum System Two Launch Blog (Dec 2023)
Official announcement covering the first Heron r1 processor on ibm_torino, the IBM Quantum System Two architecture, and the Qiskit 1.0 roadmap.
IBM Quantum Processor Types Documentation
Official documentation covering the Heron r1 architecture, revision history, and native gate set. Essential reference for circuit compilation.
QPU Information Guide
Explanation of all metrics displayed on the IBM Quantum Platform for each QPU, including CLOPS, EPLG, T1, T2, and readout error definitions.